DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
]
libraryRefs [
"ieee"
]
)
version "20.1"
appVersion "2004.1a (Build 15)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 11,0
emptyRow *1 (LEmptyRow
)
uid 130,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
suid 1,0
)
)
uid 106,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
suid 2,0
)
)
uid 108,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "AD_CS_n"
t "std_logic"
o 3
suid 3,0
)
)
uid 110,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "BUSY"
t "std_logic"
o 6
suid 4,0
)
)
uid 112,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "CLOCK"
t "std_logic"
o 10
suid 5,0
)
)
uid 114,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DATAIN"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 6,0
)
)
uid 116,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "DATAOUT"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 7,0
)
)
uid 118,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DSP_CS_n"
t "std_logic"
o 7
suid 8,0
)
)
uid 120,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DSP_STRB_n"
t "std_logic"
o 11
suid 9,0
)
)
uid 122,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RESET"
t "std_logic"
o 8
suid 10,0
)
)
uid 124,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "SHIFT_DATA"
t "std_logic"
o 5
suid 11,0
)
)
uid 126,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 143,0
optionalChildren [
*25 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *26 (MRCItem
litem &1
pos 3
dimension 20
)
uid 145,0
optionalChildren [
*27 (MRCItem
litem &2
pos 0
dimension 20
uid 146,0
)
*28 (MRCItem
litem &3
pos 1
dimension 23
uid 147,0
)
*29 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 148,0
)
*30 (MRCItem
litem &14
pos 0
dimension 20
uid 107,0
)
*31 (MRCItem
litem &15
pos 1
dimension 20
uid 109,0
)
*32 (MRCItem
litem &16
pos 2
dimension 20
uid 111,0
)
*33 (MRCItem
litem &17
pos 3
dimension 20
uid 113,0
)
*34 (MRCItem
litem &18
pos 4
dimension 20
uid 115,0
)
*35 (MRCItem
litem &19
pos 5
dimension 20
uid 117,0
)
*36 (MRCItem
litem &20
pos 6
dimension 20
uid 119,0
)
*37 (MRCItem
litem &21
pos 7
dimension 20
uid 121,0
)
*38 (MRCItem
litem &22
pos 8
dimension 20
uid 123,0
)
*39 (MRCItem
litem &23
pos 9
dimension 20
uid 125,0
)
*40 (MRCItem
litem &24
pos 10
dimension 20
uid 127,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 149,0
optionalChildren [
*41 (MRCItem
litem &5
pos 0
dimension 20
uid 150,0
)
*42 (MRCItem
litem &7
pos 1
dimension 50
uid 151,0
)
*43 (MRCItem
litem &8
pos 2
dimension 100
uid 152,0
)
*44 (MRCItem
litem &9
pos 3
dimension 50
uid 153,0
)
*45 (MRCItem
litem &10
pos 4
dimension 100
uid 154,0
)
*46 (MRCItem
litem &11
pos 5
dimension 100
uid 155,0
)
*47 (MRCItem
litem &12
pos 6
dimension 50
uid 156,0
)
*48 (MRCItem
litem &13
pos 7
dimension 80
uid 157,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 144,0
vaOverrides [
]
)
]
)
uid 129,0
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hds\\@a@d@c_read_machn_top_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hds\\@a@d@c_read_machn_top_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hds\\@a@d@c_read_machn_top_tester"
)
(vvPair
variable "d_logical"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hds\\ADC_read_machn_top_tester"
)
(vvPair
variable "date"
value "11/09/2006"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "ADC_read_machn_top_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DEARY-JUSTIN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PERSONALITY_FPGA"
)
(vvPair
variable "library_downstream_SpectrumDataPrep"
value "$HDS_PROJECT_DIR/PERSONALITY_FPGA/ls/"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "ADC_read_machn_top_tester"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hds\\@a@d@c_read_machn_top_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\hds_projects\\2998_Per_FPGA_RevC_Ver47(working)\\361000242_RevA\\PERSONALITY_FPGA\\hds\\ADC_read_machn_top_tester\\interface"
)
(vvPair
variable "project_name"
value "PERSONALITY_FPGA"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "$HDS_HOME/../Exemplar/bin/win32"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "13:46:46"
)
(vvPair
variable "unit"
value "ADC_read_machn_top_tester"
)
(vvPair
variable "user"
value "DearyJ"
)
(vvPair
variable "version"
value "2004.1a (Build 15)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2006"
)
(vvPair
variable "yy"
value "06"
)
]
)
uid 128,0
optionalChildren [
*49 (SymbolBody
uid 8,0
optionalChildren [
*50 (CptPort
uid 51,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,11625,36750,12375"
)
tg (CPTG
uid 53,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54,0
va (VaSet
)
xt "33100,11350,35000,12650"
st "A0"
ju 2
blo "35000,12350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 55,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,61500,3200"
st "A0         : IN     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
suid 1,0
)
)
)
*51 (CptPort
uid 56,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,13625,36750,14375"
)
tg (CPTG
uid 58,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 59,0
va (VaSet
)
xt "33100,13350,35000,14650"
st "A1"
ju 2
blo "35000,14350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 60,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,61500,4000"
st "A1         : IN     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
suid 2,0
)
)
)
*52 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,9625,36750,10375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "29800,9350,35000,10650"
st "AD_CS_n"
ju 2
blo "35000,10350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 65,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,61500,4800"
st "AD_CS_n    : IN     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "AD_CS_n"
t "std_logic"
o 3
suid 3,0
)
)
)
*53 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "16000,9350,19400,10650"
st "BUSY"
blo "16000,10350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 70,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,61500,7200"
st "BUSY       : OUT    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "BUSY"
t "std_logic"
o 6
suid 4,0
)
)
)
*54 (CptPort
uid 71,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 73,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74,0
va (VaSet
)
xt "16000,16350,20100,17650"
st "CLOCK"
blo "16000,17350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 75,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,61500,8000"
st "CLOCK      : OUT    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "CLOCK"
t "std_logic"
o 10
suid 5,0
)
)
)
*55 (CptPort
uid 76,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 78,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79,0
va (VaSet
)
xt "16000,15350,20400,16650"
st "DATAIN"
blo "16000,16350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 80,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,71500,8800"
st "DATAIN     : OUT    std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "DATAIN"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 6,0
)
)
)
*56 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,14625,36750,15375"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "29400,14350,35000,15650"
st "DATAOUT"
ju 2
blo "35000,15350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 85,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,71500,5600"
st "DATAOUT    : IN     std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "DATAOUT"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 7,0
)
)
)
*57 (CptPort
uid 86,0
ps "OnEdgeStrategy"
shape (Triangle
uid 87,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 88,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89,0
va (VaSet
)
xt "16000,11350,21900,12650"
st "DSP_CS_n"
blo "16000,12350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 90,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8800,61500,9600"
st "DSP_CS_n   : OUT    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "DSP_CS_n"
t "std_logic"
o 7
suid 8,0
)
)
)
*58 (CptPort
uid 91,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 93,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 94,0
va (VaSet
)
xt "16000,17350,23900,18650"
st "DSP_STRB_n"
blo "16000,18350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 95,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9600,61500,10400"
st "DSP_STRB_n : OUT    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "DSP_STRB_n"
t "std_logic"
o 11
suid 9,0
)
)
)
*59 (CptPort
uid 96,0
ps "OnEdgeStrategy"
shape (Triangle
uid 97,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,14625,15000,15375"
)
tg (CPTG
uid 98,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 99,0
va (VaSet
)
xt "16000,14350,20100,15650"
st "RESET"
blo "16000,15350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 100,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10400,60500,11200"
st "RESET      : OUT    std_logic "
)
thePort (LogicalPort
m 1
decl (Decl
n "RESET"
t "std_logic"
o 8
suid 10,0
)
)
)
*60 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,15625,36750,16375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "27400,15350,35000,16650"
st "SHIFT_DATA"
ju 2
blo "35000,16350"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 105,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,61500,6400"
st "SHIFT_DATA : IN     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "SHIFT_DATA"
t "std_logic"
o 5
suid 11,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,36000,19000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,12,1"
)
xt "16000,11000,29100,12500"
st "PERSONALITY_FPGA"
blo "16000,12200"
)
second (Text
uid 12,0
va (VaSet
font "Arial,12,1"
)
xt "16000,12500,35000,14000"
st "ADC_read_machn_top_tester"
blo "16000,13700"
)
)
gi *61 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,10,0"
)
xt "-1500,8500,12300,9700"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*62 (Grouping
uid 16,0
optionalChildren [
*63 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,50000,48000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "31200,50000,41000,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*64 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,46000,52000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "48200,46000,51200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*65 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "31200,48000,41200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*66 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "27200,48000,29300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*67 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,47000,68000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "48200,47200,57400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*68 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,46000,68000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "52200,46000,60900,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*69 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,48000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "32650,46350,42350,47650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*70 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,49000,31000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "27200,49000,29300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*71 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,50000,31000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "27200,50000,29900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*72 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,49000,48000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "31200,49000,40100,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,46000,68000,51000"
)
oxt "14000,66000,55000,71000"
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *73 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 49,0
va (VaSet
font "arial,10,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*75 (MLText
uid 50,0
va (VaSet
)
xt "0,1200,16300,5100"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;"
tm "PackageList"
)
]
)
windowSize "0,0,895,750"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2900,1500"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "PERSONALITY_FPGA"
entityName "ADC_read_machn_top_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,39000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,12,1"
)
xt "24150,14500,29850,16000"
st "<library>"
blo "24150,15700"
)
second (Text
va (VaSet
font "Arial,12,1"
)
xt "24150,16000,28250,17500"
st "<cell>"
blo "24150,17200"
)
)
gi *76 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,10,0"
)
xt "0,12000,13800,13200"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2100,2050"
st "In0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,4000,2050"
st "Buffer0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *77 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,10,1"
)
xt "42000,0,49400,1200"
st "Declarations"
blo "42000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,10,1"
)
xt "42000,1200,45500,2400"
st "Ports:"
blo "42000,2200"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,10,1"
)
xt "42000,11200,45200,12400"
st "User:"
blo "42000,12200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "42000,0,49800,1200"
st "Internal User:"
blo "42000,1000"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12400,44000,12400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 157,0
)
